

Hardware Implementation of Increasing Efficiency for Golay Code

Shmalin Niranjana. S, Subalakshmi. G, Subashini. R, Surya. T
Dept. of ECE, M.Kumarasamy College of Engineering, Karur

Abstract: This paper explains about the cyclic redundancy check-based encoding scheme and implements the encoding algorithm efficiently in FPGA based model for each the binary Golay code (G23) and extended binary Golay code (G24). In Virtex-4 FPGA, low latency of high speed design has been designed for Golay encoder without using linear feedback shift register. Based on an incomplete maximum likelihood decoding scheme, low complexity decoding architecture is presented for extended binary Golay code(24, 12, 8). The decoder architecture which is proposed in this paper has very low latency and occupies less area than the other architectures. The clock frequency for decoder is 195.028 and the encoder module operates at 238.575. Error correction can be done using the implemented hardware which is used in high speed applications like communication link.

I.INTRODUCTION

The digital coding is used to correct errors in a system with the help of Golay code. There are two types of Golay code: binary Golay code (G23) which is known as (23, 12, 7) and extended binary Golay code (G24) which is known as (24, 12, 8). The Weighted eradication codec has been utilized broadly in profound space system of JPL-NASA and in addition in the Voyager imaging framework with the assistance of extended golay code. Golay code utilized as a part of various applications like coded excitation for a laser and ultrasound imaging because of the entire side lobe invalidation property of integral Golay pair. However, a high cost unique design pattern generator is utilized for creating Golay code. In error correction, rapid and high throughput equipment for decoder is utilized in communication process.

Several papers have contributed to the encoding methods of golay code. These papers have complex algorithms and hence

implementing hardware is not appropriate. Weighted erasure codec for the extended Golay code is proposed. It consists of a parity generator, a clock doubler, LFSR, switching logics and a 5 bit counter. Generally, designing of hardware uses CRC generation. Here, the throughput is very less and the inactivity is high, henceforth making it not reasonable for rapid applications. Decoding architecture is based on IMLD scheme.

In Binary Golay code (23, 12, 7), 23 bits is the length of the codeword, 12 is the message bit and 7 bits is the minimum distance between the codes. B. Arithmetic operations are done using GF with the help of generator polynomial. In golay code, the polynomials are generally represented as $x^{11} + x^{10} + x^6 + x^5 + x^4 + x^2 + x^1$ and $x^{11} + x^9 + x^7 + x^6 + x^5 + x^1 + 1$. Usually, the extended Golay code is generated by appending one parity bit. Check bits is produced after the long division The matrix B is given as,

$$B = \begin{bmatrix} 110111000101 \\ 101110001011 \\ 011100010111 \\ 111000101101 \\ 110001011011 \\ 100010110111 \\ 000101101111 \\ 001011011101 \\ 010110111001 \\ 101101110001 \\ 011011100011 \\ 111111111110 \end{bmatrix}$$

III. PROPOSED ARCHITECTURE AND ALGORITHM WITH COMPARED RESULTS FOR ENCODER

A. Calculation for Encoder

The means to fulfill the encoding strategy are enrolled as takes after.

- 1) A characteristic polynomial $G(x)$ is decided for check bits generation.
- 2) 11 zeros are annexed to one side of message $M(x)$, to such an extent that resultant polynomial $P(x)$ takes in long division handle with $G(x)$.

The whole design is separated into two sections, one is to create G23 and the other is utilized for the transformation of G23 to G24. During polynomial division, for modulo-2 subtraction two binary XOR operation happens. At every progression during the division procedure, remaining outcome got which is circularly left moved by number of driving zeros present in the outcome. To identify the quantity of driving zeros before initial one piece in the residual result a 12:4 need encoder is utilized. To move the middle of the road result by the yield of need encoder a round move register is utilized. Keeping in mind the end goal to choose the underlying message or the circularly moved middle of the road result a 2:1 multiplexer is utilized. For the multiplexer the control signal is utilized and p is for signifying the controlled subtractor, which is bit wise OR operation of need encoder yield.

The Loop control system is utilized as a part of controlled subtractor. In the subtractor, one information is relegated with 11. Multiplexer is chosen after every cycle and subsequently the quantity of zeros is overhauled in the register R7. The second contribution of the subtractor is the yield of the need encoder. The aftereffect of the subtractor is zero after the last procedure. The last yield is put away in register R7. At the point when the substance in the register R7 gets to be distinctly zero, R6 register is stacked. This demonstrates the finish of both the division procedure and furthermore the check bits handle. The stacking of substance in the enroll of the R3 [10:0] is controlled by the control signal Ld.

Transformation of binary Golay code to extended Golay code is actualized by method for Hardware design. Register R9 stores the heaviness of the two binary Golay code. Substance of R6 included with 0 and R6" stores the substance of R6 included with 1. Depending upon the zeroth position in the enroll R6, the 2:1 multiplexer chooses either R6' or R6", which goes about as the select line for the multiplexer. In the outcome, R10 contains Golay (24, 12, 8) encoded codeword.

TABLE I
COMPARISON OF PROPOSED ENCODER ARCHITECTURE CONSIDERING LATENCY AND CLOCKING MECHANISM

Attribute	[5]	Proposed
Latency(Clock Cycles)	23	12(Maximum)
Clocking Mechanism	System Clock + Clock Doubler	System Clock

TABLE II
COMPARISON OF PROPOSED ENCODER ARCHITECTURE BY CONSIDERING LATENCY AND LUT UTILIZATION

Reference	LUT Utilization (%)	Latency(Clock Cycles)
[7]	1.33	12
[8]	1.72	12
Proposed	0.14	12

C. Results of Hardware Implemented Encoder Module

MATLAB R2009b tool is used to verify the proposed algorithm for encoder and the module is simulated using Xilinx ISE tool and implemented in XC4vlx160-12 ff1148 FPGA. The encoder module has the working recurrence 238.575MHz. To make a high information rate empowered framework, codeword per clock cycle is utilized rather than single check bit per check cycle in the proposed engineering. 187 look into tables are utilized as a part of this engineering. The aggregate cell territory is 12389.83 μm^2 and the aggregate power utilized by design is 963.52 μW .

To decrease power and zone additional checking component is maintained a strategic distance from in the proposed design which is spoken to in the table I. The inactivity is lessened in the proposed design where the most extreme of 12 clock cycles is utilized.

It clarifies that the proposed architecture beats parallel CRC-11 circuits as far as rate of LUT usage where same inactivity. The parallel execution utilizes critical increment in region (5%–10% for each piece). Henceforth, it is avoided.

IV. PROPOSED ARCHITECTURE AND ALGORITHM WITH COMPARED RESULTS FOR DECODER

A. Calculation for Decoding Extended Golay Code

IMLD calculation utilizes Algorithm 1 are for decoding the augmented binary Golay code. Here the codeword is gotten as W , i th line of network B as b_i and error design as u . Two disorders (S and SB) are conceivable because of plausibility of two equality check grids (either $[I|B]$ or $[B|I]$).

B. Proposed Architecture for Decoding Extended Golay Code

1) Weight Measurement Unit:

For including the quantity of 1s the arrangement, weight estimation unit is required. The circuit utilized for this estimation unit brings about less basic way delay.




Fig 4. Structure of weight measurement

2) Selection of $H+x_i$ and $HX+x_i$ for Which Weight Is Less Than Two:

This unit chooses the $H+x_i$ or $HX+x_i$ for which weight is not as much as equivalent to two. Subsequent to performing for all the 12 registers, the outcome has 12 bits yield. At that point these bits are encouraged to a 12:1 need encoder as data sources. A 13:1 multiplexer is utilized to choose the fancied enroll content, which has fulfilled the weight limitation. The

select signal for the multiplexer is the four yield of the need encoder.

C. Consequences of Hardware Implementation of Decoder Module

MATLAB R2009b tool is used to verify the proposed algorithm for encoder and the module is simulated using Xilinx ISE tool and implemented in XC4v1x160-12 ff1148 FPGA. The decoder module has the working recurrence 195.082 MHz To make a high information rate empowered framework, codeword per clock cycle is utilized rather than single check bit per check cycle in the proposed design. 785 look into tables are utilized as a part of this engineering. The aggregate cell zone is $30129.32\mu\text{m}^2$ and the aggregate power utilized by the design is 14.65 mW.

This decoder design has prefbitsble asset use and speed over alternate works utilizing same calculation for decoder. In the proposed design, inertness of 27 clock cycles is gotten and possesses a zone of 3013 proportional doors. This is the slightest among the various litbitsry works. The proposed design will yield a yield (24 bits) per clock cycle. Accordingly, the proposed architecture for decoder searches useful for high information rate framework.

V. CONCLUSION

Subsequent to checking the proposed calculation, equipment engineering for both paired Golay encoder and expanded double Golay encoder have been planned and actualized productively. This paper beats the burden of traditional LFSR-based CRC bits plans and another equipment design for encoder and decoder is proposed. The equipment modules for encoder and decoder are utilized as a part of utilizations, for example, fast correspondence joins, photograph spectroscopy, and ultrasonography.

REFERENCES

- [1] M. J. E. Golay, "Notes on digital coding," *Proc. IRE*, vol. 37, p. 657, Jun. 1949.
- [2] X.-H. Peng and P. G. Farrell, "On construction of the (24, 12, 8) Golay codes," *IEEE Trans. Inf. Theory*, vol. 52, no. 8, pp. 3669–3675, Aug. 2006.
- [3] B. Honary and G. Markarian, "New simple encoder and trellis decoder for Golay codes," *Electron. Lett.*, vol. 29, no. 25, pp. 2170–2171, Dec. 1993.
- [4] B. K. Classon, "Method, system, apparatus, and phone for error control of Golay encoded data signals," U.S. Patent 6 199 189, Mar. 6, 2001.
- [5] M.-I. Weng and L.-N. Lee, "Weighted erasure codec for the (24, 12) extended Golay code," U.S. Patent 4 397 022, Aug. 2, 1983.
- [6] S.-Y. Su and P.-C. Li, "Photoacoustic signal generation with Golay coded excitation," in *Proc. IEEE Ultrason. Symp. (IUS)*, Oct. 2010, pp. 2151–2154.
- [7] M. Spachmann, "Automatic generation of parallel CRC circuits," *IEEE Des. Test. Comput.*, vol. 18, no. 3, pp. 108–114, May/June 2001.
- [8] G. Campobello, G. Patane, and M. Russo, "Parallel CRC realization," *IEEE Trans. Comput.*, vol. 52, no. 10, pp. 1312–1319, Oct. 2003.
- [9] R. Nair, G. Ryan, and F. Farzaneh, "A symbol based algorithm for hardware implementation of cyclic redundancy check (CRC)," in *Proc. VHDL Int. Users' Forum*, Oct. 1997, pp. 82–87.
- [10] A. D. Abbaszadeh and C. K. Rushforth, "VLSI implementation of a maximum-likelihood decoder for the Golay (24, 12) code," *IEEE J. Sel. Areas Commun.*, vol. 6, no. 3, pp. 558–565, Apr. 1988.
- [11] J. Snyders and Y. Be'ery, "Maximum likelihood soft decoding of binary block codes and decoders for the Golay codes," *IEEE Trans. Inf. Theory*, vol. 35, no. 5, pp. 963–975, Sep. 1989.
- [12] I. S. Reed, X. Yin, T. K. Truong, and J. K. Holmes, "Decoding the (24, 12, 8) Golay code," *IEE Proc. E Comput. Digit. Techn.*, vol. 137, no. 3, pp. 202–206, May 1990.
- [13] S.-W. Wei and C.-H. Wei, "On high-speed decoding of the (23, 12, 7) Golay code," *IEEE Trans. Inf. Theory*, vol. 36, no. 3, pp. 692–695, May 1990.
- [14] A. Vardy and Y. Be'ery, "More efficient soft decoding of the Golay codes," *IEEE Trans. Inf. Theory*, vol. 37, no. 3, pp. 667–672, May 1991.
- [15] W. Cao, "High-speed parallel VLSI-architecture for the (24, 12) Golay decoder with optimized permutation decoding," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), Connecting World*, vol. 4, May 1996, pp. 61–64.